

Sole Inventor

Docket No. 20059/PIA31075

"EXPRESS MAIL" mailing label No.
EV 403728213 US
Date of Deposit: **December 31, 2003**

I hereby certify that this paper (or fee) is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 CFR §1.10 on the date indicated above and is addressed to:
Commissioner for Patents, P.O. Box 1450,
Alexandria, VA 22313-1450


Charissa D. Wheeler

APPLICATION FOR UNITED STATES LETTERS PATENT

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

Be it known that I, Bo Yeoun Jo, a citizen of Republic of Korea, residing at 891-10 Daechi-dong, Gangnam-gu, Seoul, Republic of Korea have invented a new and useful **METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES HAVING CAPACITORS**, of which the following is a specification.

METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
HAVING CAPACITORS

TECHNICAL FIELD

[0001] The present disclosure relates to semiconductor devices and, more particularly, to methods of manufacturing semiconductor device having capacitors.

BACKGROUND

[0002] Recently, there has been a demand for a system large scale integrated circuit (LSI) that combines several LSIs into a single LSI. The demand has been driven by the desire for more compact and faster devices and products. Further, a hybrid LSI, combining an analog circuit and a digital circuit into a single LSI has been developed as communications technology progresses.

[0003] A capacitor having a highly precise and stable characteristics independent of voltage is required for the manufacture of analog circuits. Polysilicon insulator polysilicon (PIP) capacitors have been used in such applications. The PIP capacitor is composed of two impurity-doped electrodes and an ONO (oxide-nitride-oxide) film interposed therebetween.

[0004] The PIP capacitor has significant drawbacks in that PIP capacitor has large voltage and temperature coefficients, so that the capacitor suffers from a large voltage

and temperature dependency. Further, the LSI may not be operated stably due to a large resistance of poly-Si.

[0005] As an alternative to solve such problems, therefore, the use of a metal insulator metal (MIM) capacitor has been proposed. The MIM capacitor, utilizing metal electrodes having a lower voltage coefficient and a lower electric resistance than poly-Si, can be formed in multiple wiring layers so that a parasitic capacitance can be also restrained. Particularly, such MIM capacitor is used in a high frequency semiconductor device. That is, a high-frequency device uses the MIM capacitor utilizing a metal of excellent electric characteristics because device characteristics thereof can be changed by RC delay.

[0006] Figs. 1A, 1B, 1C and 1D are cross sectional views showing a structure of a known MIM capacitor and a known manufacturing process. As shown in Fig. 1A, a lower metal layer 102, an insulating layer 104 and an upper metal layer 106 are sequentially deposited on a semiconductor substrate 100. Subsequently, a first photoresist pattern 108 is formed on the upper metal layer 106. The lower metal layer 102 is typically formed by laminating an insulating film such as an oxide film, a Ti / TiN film serving as a first barrier metal film, a metal film made of aluminum or copper, and a Ti/TiN film serving as a second barrier metal film.

[0007] Next, an upper electrode film 106' and a capacitor insulating film 104' are formed by etching the upper metal layer 106 and the insulating layer 104, as shown in Fig. 1B, wherein the first photoresist pattern 108 and the lower metal layer 102 serve as a mask and an end point, respectively. Conventionally, etching of the upper metal layer 106 and the insulating layer 104 is done by metal RIE.

[0008] In a RIE process for etching the upper metal layer 106 and the insulating layer 104, polymer 110 is normally produced on the lower metal layer 102. Though a cleaning process is performed to remove the polymer 110 before performing next processes, the polymer 110 is not removed completely and a part thereof remains.

[0009] Next, as shown in Fig. 1C, the first photoresist pattern 108 is removed and then there is formed on the resultant structure a second photoresist pattern 112 for completely encapsulating the upper electrode film 106' and the capacitor insulating film 104' to pattern the lower metal layer 102.

[0010] Subsequently, as shown in Fig. 1D, a lower electrode film 102' is formed by etching the lower metal layer 102 by using the second photoresist pattern 112 as a mask, and then the second photoresist pattern 112 is removed. Therefore, a MIM capacitor 114 including the lower electrode film 102', the capacitor insulating film 104' and the upper electrode film 106' is obtained.

[0011] However, certain parts of the lower metal layer 102, e.g., an area shown in Fig. 1D at reference character A, may not be properly etched at the step of etching the lower metal layer 102 due to the polymer 110 remaining on the lower metal layer 102. Therefore, characteristics of the MIM capacitor are deteriorated and a production yield is also lowered.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] Figs. 1A, 1B, 1C and 1D are cross sectional views showing a conventional manufacturing process of an MIM semiconductor device.

[0013] Fig. 2 is a flow chart illustrating an example disclosed manufacturing process of an MIM semiconductor device.

DETAILED DESCRIPTION

[0014] First, as disclosed herein, is an example method for efficiently removing polymer generated while manufacturing a conventional MIM capacitor. An example manufacturing process of an MIM capacitor is described by referring to Figs. 1A to 1D.

[0015] Fig. 2 is a flow chart showing example manufacturing steps for an MIM capacitor. Referring to Fig. 2, a lower metal layer 102 is deposited on a semiconductor substrate 100 by sputtering, and then an insulating layer 104 and an

upper metal layer 106 are sequentially deposited on the lower metal layer 102 (block S200). In this case, the deposited lower metal layer 102 may have a thickness of about 5000 Å and may, for example, include an insulating film such as an oxide film, a Ti / TiN film serving as a first barrier metal film, a metal film of aluminum or copper, and a Ti / TiN film serving as a second barrier metal film as in the prior art. The insulating layer 104 may have a thickness of about 600 Å is a nitride film such as PE(plasma enhanced)-SiN, and the upper metal layer 106 includes a Ti film having a thickness of about 500 Å and a TiN film having a thickness of about 1500 Å.

[0016] Next, a photoresist having a thickness of about 13000 Å is applied on the upper metal layer 106, and then is exposed and developed to produce the first photoresist pattern 108 (block S202). Subsequently, an upper electrode film 106' and a capacitor insulating film 104' are formed by etching the upper metal layer 106 and the insulating layer 104 by using the first photoresist pattern 108 as an etching mask (block S204). In this case, a metal RIE is used for the etching of the upper metal layer 106 and the insulating layer 104. Conditions of the metal RIE for the upper metal layer 106 are 8 mtorr / 900 W (source) / 150 W (bias) / 50 Cl₂ / 10 CHF₃ / 50 Ar / 10 sec (which means that a process pressure is about 8 mtorr; a source power is about 900 W; a bias power is about 150 W; a flow rate of Cl₂ is about 50 sccm; a flow rate

of CHF₃ is about 10 sccm; a flow rate of Ar is about 50 sccm; and a process time is about 10 sec). Conditions of the metal RIE for the insulating layer 104 are 8 mtorr / 900 W (source) / 150 W (bias) / 20 CHF₃ / 150 Ar / 10 sec.

[0017] Next, an ashing process is performed to remove polymer 110 generated while etching the upper metal layer 106 and the insulating layer 104 by the above-described metal RIEs. The ashing process may include three phases on the whole.

[0018] At a first phase, the first photoresist pattern 108 is removed by using O₂ / N₂ plasma, and the processing condition thereof is 2 torr / 1400 W / 3000 O₂ / 300 N₂ / 250°C (block S206). A process time is determined by considering a thickness of the first photoresist pattern 108. In this case, a process time of the first step is set to be about 50 seconds because a thickness of the first photoresist pattern 108 is about 13000 Å.

[0019] At a second step, the polymer 110 is removed by using H₂O / CF₄ plasma, and the processing condition thereof is 2 torr / 1400 W / 750 H₂O / 75 CF₄ / 20 sec / 250°C (block S208). In this case, when using quartz in ashing equipment, a flow rate of a CF₄ gas is set to be in a range from 5 % to 15 % of that of a H₂O gas in order to prevent the quartz from being eroded by F radicals of CF₄. In one example, a process

time of the second phase is in a range from 30% to 50 % of that of the first phase, e.g., 20 seconds.

[0020] In a third phase, possible residues of the first photoresist pattern 108 which can still persist even after being subjected to the first and the second phases are removed again by using O₂ plasma. In this case, a process time of the third step is set to be a in range from 40 % to 60 % of that of the first phase, and a processing condition thereof is 2 torr / 1400 W / 3000 O₂ / 25 sec / 250°C (block S210).

[0021] Next, as shown in Fig. 1C, the second photoresist pattern 112 for completely protecting the lower electrode film 106' and the capacitor insulating film 104' and patterning the lower metal layer 102 is formed on the structure produced by the third phase.

[0022] As shown in Fig. 1D, a lower electrode film 102' is formed by etching the lower metal layer 102 by using the second photoresist pattern 112 as a mask, and then a MIM capacitor 114 having the lower electrode film 102', the capacitor insulating film 104' and the upper electrode film 106' is produced by removing the second photoresist pattern 112 (block S212).

[0023] As mentioned above, a stability in subsequent processes is enhanced by removing polymer generated at the time of forming the upper electrode film and the

capacitor insulating film, wherein the polymer is removed by a three-phase plasma processes. Moreover, characteristics of the semiconductor device are improved. As disclosed herein, a process margin for etching the lower metal layer can be secured by way of removing the polymer generated at the time of forming the upper electrode film and the capacitor insulating film, the polymer being removed by the ashing process made of a three-phase plasma processes.

[0024] According to one example method, a method for removing polymer generated in a semiconductor manufacturing process is disclosed. In one example, a disclosed method may include sequentially depositing a lower metal layer, an insulating layer and an upper layer on a semiconductor substrate; forming a photoresist pattern on the upper metal layer; and etching the upper metal layer and the insulating layer by using the photoresist pattern as a mask, the polymer being generated during the etching. The example method may also include: (a) removing the photoresist pattern by using O_2 / N_2 plasma; and (b) removing the polymer existing on the lower metal layer by using H_2O / CF_4 plasma.

[0025] According to another example, a method may include (a) sequentially depositing a lower metal layer, an insulating layer and an upper metal layer on a semiconductor substrate; (b) forming a first photoresist pattern on the upper metal

layer; (c) forming an upper electrode film and a capacitor insulating film by etching the upper metal layer and the insulating layer by using the first photoresist pattern as a mask; (d) removing the first photoresist pattern by using O₂ / N₂ plasma; (e) removing polymer existing on the lower metal layer by using H₂O / CF₄ plasma; (f) forming a second photoresist pattern for completely encapsulating the upper electrode film and the capacitor insulating film; (g) forming a lower electrode film by etching the lower metal layer by using the second photoresist pattern as a mask; and (h) removing the second photoresist pattern to provide the capacitor including the lower electrode film, the capacitor insulating film and the upper electrode film.

[0026] Although certain example methods are disclosed herein, the scope of coverage of this patent is not limited thereto. On the contrary, this patent covers every apparatus, method and article of manufacture fairly falling within the scope of the appended claims either literally or under the doctrine of equivalents.